

10558 U.S. PTO
08/25/98

PATENT APPLICATION COVER SHEET

Docket No. 2154-11

HONORABLE COMMISSION OF PATENTS AND TRADEMARKS
Washington, DC 20231

10551 U.S. PTO
09/13/93
08/25/98

Sir:

Transmitted herewith for filing is the patent application of:

Inventor(s) : Fwu-Iuan Hshieh

Title : Gate Contacting Scheme of a Trench
MOSFET Structure

- (x) Utility Patent Application: 26 sheets of Specification, Claims and Abstract.
(x) Declaration: Date signed August 20, 1998.
(x) Drawings: 10 sheets of formal drawings enclosed.
(x) Small Entity Declaration.
(x) Power of Attorney.
(x) An Assignment of the Invention to: MagePOWER Semiconductor Corp..
(x) Recordation Form Cover Sheet.
(x) Information Disclosure Statement, Form PTO-1449
() References.
(x) Returned Receipt Postcard Addressed to Patent Agent
(x) The filing fee has been calculated as follows:

	No. Filed	No. Extra	Small Entity		Other Than A Small Entity	
Basic Fee				\$395		
Total Claims	32-20=	12	x \$11	\$ 132	x \$22	
Independent Claims	3-3=	0	x \$41	\$ 0	x \$82	
Multiple Dependent Claims Presented						
Assignment Recordation Fee			\$40	\$40	\$40	
If the difference in the "No. Filed" column is less than zero, enter "0" in the "No. Extra" column			Total:	\$567	Total:	


- (x) A check in the amount of \$567.00 to cover the filing fee is enclosed.
() Please charge Deposit Account No. _____ in the amount of \$ _____.
() The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. _____

Any additional fees required under 37 C.F.R. § 1.16.

Any patent application processing fees under 37 C.F.R. § 1.17.

Please direct future correspondence to Patent Agent.

Kam. T. Tam
3077 Pavan Drive
San Jose, CA 95148
Telephone: (408) 238-9816
Facsimile: (408) 238-3865

Very Respectfully,

Kam T. Tam, Reg. No.: 35,756

Express Mail Label # EI382431294US; Date of Deposit: August 25, 1998.

I hereby certify that this paper or fee is being deposited with the United States Postal Service using "Express Mail Post Office To Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to "Commissioner of Patents and Trademarks, Washington, DC 20231."

Signed:  Patent Agent

APPLICATION

OF

Fwu-Iuan Hshieh

FOR

UNITED STATES LETTERS PATENT

ON

GATE CONTACTING SCHEME OF A TRENCH MOSFET STRUCTURE

DOCKET NUMBER

2154-11

ASSIGNED TO

MagePOWER Semiconductor Corp.

Gate Contacting Scheme of a Trench MOSFET Structure

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates generally to
5 microelectronic circuits, and more particularly, to
electrical contacting schemes of trench gates in trench
MOSFET (Metal Oxide Semiconductor Field Effect Transistor)
devices.

Description of the Related Art

10 Power semiconductor devices have long been used as
power switches in various applications. Advent in
semiconductor technology enables these power devices to
operate with high reliability and performance.

One type of power MOSFET (Metal Oxide Semiconductor
15 Field Effect Transistor) device that shows prominence in
application is the trench gate MOSFET power device. In a
trench gate MOSFET device, intersecting trenches which
define a plurality of cells are formed in a silicon
substrate. Fig. 1 is a cross-sectional view of part of a
20 trench gate MOSFET device signified by the reference numeral
2. There is a plurality of trenches 4 formed in a substrate
6. The trenches 4 are filled with conductive material 8
separated from the substrate 6 with a thin layer of
insulating material 10. There is also a source layer 12
25 deposited in a body layer 17 which in turn is deposited in

the semiconductor substrate 6. The source layer 12 is in contact with a source metal layer 13. An insulating layer 15 separates the conductive material 8 from the source metal layer 13. As arranged, a plurality of MOSFET cells 14 are formed in the substrate 6. Specifically, for each MOSFET cell 14, the source layer 12, the conductive material 8 and insulating material 10 constitute respectively the source, gate and gate oxide layer of a MOSFET. In addition, a lightly doped epitaxial layer 16 coupled with a heavily doped contact layer 18 attached to a drain metal layer 20 form the common drain of the device 2.

Power MOSFET device with trench gates provide many advantages. To begin with, the channels, signified by the reference numeral 21 in Fig. 1, of the MOSFETs are arranged in a vertical manner, instead of horizontally as in most planar configurations. The consequential benefit is that a higher degree of integration on a semiconductor substrate can be realized. More importantly, since the channel direction is vertical, the lateral current paths are basically eliminated. As a result, the overall channel resistance is reduced. Reduction in channel resistance substantially curtails the Ohmic loss during the power-on state of the MOSFET, which in turn provides lower power consumption and further alleviates heat dissipation.

Advantageous as it appears for a trench gate MOSFET structure, heretofore, there have been technical complications in providing electrical contacts to the conductive material 8 inside the trenches 4.

Fig. 2 is a top plan view of an overall metallization scheme of a conventional power MOSFET structure, such as the structure 2 shown in Fig. 1. Fig. 1, as described above, is a cross-sectional view taken along the line 1-1 of Fig. 2.

5 For clarity and conciseness in illustration, other metal layers such as the metal layers for the terminal circuits are not shown in Figs. 1 and 2. As can be seen in Fig. 2, the source metal layer 13 is deposited on the semiconductor substrate 6 with a plurality of protruding fingers 13A. In
10 a similar manner, the gate metal 22 is also deposited on the semiconductor substrate 6 with a plurality of protruding fingers 22A. The protruding fingers 13A and 22A electrically separate but interleave with each other on the surface of the substrate 6 as shown in Fig. 2.

15 Fig. 3 is an enlarged view taken within the circle 3 of Fig. 2. Figs. 4 and 5 are cross-sectional views taken along the lines 4-4 and 5-5, respectively, of Fig. 3. Figs. 3-5 highlight the relationship of the source metal layer 13 and the gate metal layer 22 in more details. For clarity in
20 illustration, the metal layers and contact openings are shown in ghost lines in Fig. 3.

As shown in Figs. 3-5, the source metal finger 13A is disposed in contact with the source layer 12. The gate metal finger 22A is disposed in contact with a poly runner
25 24 through a contact opening 26. The poly runner 24 is in turn deposited in contact with the conductive material 8 in the trenches 4.

There are several disadvantages associated with the

metallization scheme of the conventional structure 2 as shown in Figs. 1-5. First, the gate metal fingers 22A coupled with the poly runner 24 and the associated contacting trenches 4 use up precious semiconductor spaces on the substrate 6, which spaces could have been used for active cells 14. Furthermore, the conductive material 8 in the trenches 4, even though heavily doped, does not assume a conductivity comparable to that of metal. Specifically, the material 8 in the trenches 4 with the relatively high resistivity manifests itself as distributed resistance along the gate-to-source input path, thereby undermining the time response of the structure 2. Phrased differently, the relatively low conductivity of the material 8 retards the RC (resistance-capacitance) time constant of the gate-to-source input path of the structure 2 and renders the structure 2 not suitable for use in high frequency applications.

It also should be emphasized that in the design of a power MOSFET, providing a lower power-on resistance R_{ON} is of paramount importance. The power-on resistance R_{ON} of a power MOSFET device is defined as the gross Ohmic resistance through the device during the power-on state. Lower power-on resistance R_{ON} not only curtails power consumption and thus cuts down wasteful heat dissipation, it also prevents the power MOSFET device from robbing away any intended driving voltage to the circuits that the MOSFET device drives. That is, lower Ohmic drop passing through the power MOSFET device during normal operation avails the target circuit driven by the MOSFET device with a less distorted driving voltage. Modern day MOSFET power device can now be made with power-on resistance R_{ON} in the milliohm ($m\Omega$) range. The segmented

source metal 13 unnecessarily adds source metal resistance to the overall power-on resistance R_{ON} of the structure 2.

The fabrication of the conventional structure 2 also
5 requires a relatively tight manufacturing control. For example, the metal-to-metal separation between the source metal layer 13 and the gate metal layer 22, identified in Figs. 3-5 as separation S, needs to be tightly controlled. Thus, if the separation S falls beyond a certain
10 manufacturing tolerance, there is a risk of electrical shorts between the metal layers 13 and 22 and is detrimental to the production yield. To maintain the tolerance, constant monitoring is required during processing.

It also needs to be mentioned that the structure 2 does
15 not have a relatively wide degree of flexibility during die bonding. Reference is now directed to Fig. 2. During the die bonding process, the electrical terminals of the structure 2, such as the source metal 13, need to be connected to a chip carrier (not shown) via the bond wires
20 28. As shown in Fig. 2, the bond wires 28 for the source metal layer 13 is confined to an area designated by the reference numeral 30 which is away from the gate metal fingers 22A on the substrate 6. Any mistepping of the bond wire 28 beyond the confined area 30 may result in electrical
25 shorts between the metal fingers 13A and 22A.

Instruments and appliances are now built with ever increasing complexity providing various functions which require high frequency operations and critically depend on the reliable supply of power by the power devices. There

has always been a long-felt demand to provide dependable, responsive and robust power devices to these modern day instruments without the aforementioned shortfalls.

SUMMARY OF THE INVENTION

5 It is accordingly the object of the invention to provide a MOSFET structure with a low gate resistance thereby allowing the structure to be suitable for high frequency applications.

10 It is another object of the invention to provide a MOSFET structure with a low power-on resistance.

 It is yet another object of the invention to provide a MOSFET structure with high packing density.

15 It is still another object of the invention to provide a MOSFET structure with less stringent manufacturing tolerance control in the metal deposition process and further with flexibility in the wire bonding process.

20 The MOSFET structure in accordance with the invention accomplishes the above objectives via a novel metal routing scheme. In the preferred embodiment, the MOSFET structure of the invention includes criss-crossing trenches formed in a semiconductor substrate. The trenches include inner surfaces filled with conductive material which is electrically separated from the substrate by insulating material. The conductive material is in contact with an
25 overlying first metal layer through a plurality of first contact openings formed in a first insulating layer which is

sandwiched between the first metal layer and the trenches. The conductive material in the trenches and the first metal layer constitute the gate of the MOSFET structure. There is also a second metal layer in contact with a source layer
5 formed in the substrate through a plurality of second contact openings formed in a second insulating layer which is sandwiched between the first metal layer and the second metal layer. The second metal layer and the source layer constitute the source of the MOSFET structure. In the
10 MOSFET structure of the invention, the gate and source are connected through separate metal layers. As arranged, the gate and source of the MOSFET structure are connected through separate metal layers on the semiconductor substrate. Consequently, each metal layer maintains a
15 higher conductivity and thus faster frequency response. The semiconductor structure formed in accordance with the invention can also assume a higher packing density with lower power-on resistance.

These and other features and advantages of the
20 invention will be apparent to those skilled in the art from the following detailed description, taken together with the accompanying drawings, in which like reference numerals refer to like parts.

DESCRIPTION OF THE DRAWINGS

25 Fig. 1 is a cross-sectional view of a conventional trench MOSFET array having a plurality of trenched cells;

Fig. 2 is a top plan view illustrating the overall metallization scheme the conventional trench MOSFET array as shown in Fig. 1 which is taken along the line 1-1 of Fig. 2;

Fig. 3 is an enlarged view taken within the circle 3 of Fig. 2;

Fig. 4 is a cross-sectional view taken along the line 4-4 of Fig. 3;

5 Fig. 5 is a cross-sectional view taken along the line 5-5 of Fig. 3;

Fig. 6 is a top plan view illustrating the overall metallization scheme of the first embodiment of the invention;

10 Fig. 7 is an enlarged view taken within the circle 6 of Fig. 6;

Fig. 8 is a cross-sectional view taken along the line 8-8 of Fig. 7;

15 Fig. 9 is a cross-sectional view taken along the line 9-9 of Fig. 7;

Fig. 10 is a cross-sectional view of another variation of the metallization scheme in accordance with the invention in which the source metal layer is plated with another metal layer;

20 Fig. 11 is a cross-sectional view of yet another variation of the metallization scheme in accordance with the invention in which the source metal layer is plated with another metal layer interposed with a primer layer;

Fig. 12 is a top plan view of a second embodiment of the invention comprising low-resistance and low-capacitance cells interleaving with each other formed in the silicon substrate;

Fig. 13 is a cross-sectional view taken along the line 13-13 of Fig. 12;

30 Fig. 14 is a cross-sectional view taken along the line 14-14 of Fig. 12; and

Fig. 15 is another arrangement in accordance with the invention in which the cells are fabricated as elongated in shape.

DETAILED DESCRIPTION OF THE INVENTION

5 Reference is now made to Figs. 6-9 which show the first embodiment of the invention. The semiconductor structure of this embodiment is generally signified by the reference numeral 40. Fig. 5 is a top plan view of the structure 40 illustrated as packaged on a chip carrier 42. The
10 relationship between the structure 40 and the chip carrier 42 in association with the bonding wires 86 will be explained later in this specification. The structure 40 includes a plurality of semiconductor cells 44 in which some of the cells 44 are shown in hidden lines in Fig. 6.

15 Fig. 7 is an enlarged view taken within the circle 7 of Fig. 6. For purpose of illustration, the overlying metal layers in Fig. 7 are removed. In additional, the contact openings are shown in ghost lines. However, the metal layers and the contact openings are clearly shown in Figs. 8
20 and 9 which are cross-sectional side views taken along the lines 8-8 and 9-9, respectively, of Fig. 6.

 Reference is now directed to Figs. 6-9. The semiconductor structure 40 is formed on a semiconductor substrate 46 having a major surface 48. There is a
25 plurality of intersecting trenches 50A and 50B formed in the substrate 46. Some trenches 50A are oriented in a first direction, such as the horizontal direction 52 as shown in Fig. 7. Likewise, other trenches 50B are oriented in a

second direction, such as the vertical direction 54 as also shown in Fig. 7. The trenches 50A and 50B are filled with conductive material 56 which is electrically separated from the substrate 46 with a thin layer of insulating material 58. The materials used for the conductive material 48 and the insulating material 50 can be respectively polycrystalline silicon (Si) and silicon dioxide (SiO₂), for example. Disposed atop the trenches 50A and 50B is a first insulating layer 60 which is patterned with a plurality of contact openings, called the first contact openings 62 formed in the layer 60. Above the first insulating layer 60 is a first conductive layer 64 which is disposed in contact with the conductive material 56 in the trenches 50A and 50B through the first contact openings 62.

The first metal layer 64 in this embodiment is formed of criss-crossing segments running in the directions 52 and 54 and is disposed in alignment with the trenches 50A and 50B. For example, the segments of the first metal layer 64 shown in Fig. 8 are running in the second direction 54.

Over the first conductive layer 64 is a second insulating layer 66. A second conductive layer 68 is deposited above the second insulating layer 66. The second conductive layer 68 is disposed in contact with the semiconductor substrate 46 through another plurality of contact openings, called the second contact openings 70.

In this embodiment, the first and second conductive layers 64 and 68 are made of aluminum (Al). The first and second insulating layers 60 and 66 are made of undoped

silicon dioxide (SiO_2). However, other materials can be used as substitutes. For instance, material for the first and second conductive layers 64 and 68 can be copper (Cu), aluminum silicide (AlSi), or alloy of aluminum, silicon and copper (AlSiCu). The material for the first and second insulating layers 60 and 62 can be PSG (phosphorous silicon glass) BPGS (borophosphorous silicon glass), for example.

The intersecting trenches 50A and 50B define the plurality of MOSFET cells 44. Each MOSFET cell 44 includes a source layer 72 which in turn is deposited in a lightly doped body layer 74 (Fig. 8). The source layer 72 is disposed in contact with the second conductive layer 68 which is the source metal layer in this case. For each MOSFET cell 44, the source layer 72, the conductive material 56 and insulating material 58 constitute respectively the source, gate and gate oxide layer of a MOSFET cell. The body layer 74 is deposited in an epitaxially grown layer 76. The lightly doped epitaxial layer 76 coupled with a heavily doped contact layer 78 (Fig. 9) attached to a drain metal layer 80 (Fig. 9) form the common drain of the structure 40.

The MOSFET 40 in accordance with the invention can provide substantially improved performance both in the high frequency and steady-state operations over most prior art counterparts, such as the structure 2 shown in Figs. 1-5. First, without the interleaving gate metal fingers, such as the gate metal fingers 22A coupled with the poly runner 24 as in the structure 2 shown in Figs. 2-5, all spaces are almost fully utilized for the active cells 44 placement. That is, the architectural layout of the inventive structure

40 is different from most prior art structures, such as the structure 2 shown in Figs. 1-5, in which a substantial portion of the semiconductor space is dedicated for non-active cells. The structure 40 of the invention can thus
5 achieve a high packing density.

The first conductive layer 64 above the trenches 50A and 50B is highly conductive. As a consequence, the resistance component of the RC time constant, which determines the time response of the gate-to-source input
10 path as described above, is significantly reduced. This feature facilitates the turn-on and turn-off of the structure 40, thereby enabling the structure 40 to function responsively in high frequency applications.

The second metal layer 68, the source metal layer in
15 this case, is a substantially continuous layer and thus can maintain a high conductivity. The consequence benefit is that the continuous layer 68 contributes a lower power-on resistance R_{ON} of the structure 40. As mentioned before, modern day power devices can achieve a power-on resistance
20 R_{ON} in the milliohm ($m\Omega$) range. The continuous second metal layer 68 makes a significant difference in maintaining a low power-on resistance R_{ON} within the sub-milliohm range.

With no interleaving metal fingers, such as the fingers 13A and 22A of the structure 2 shown in Figs. 2-4, side-by-side electrical shorts between the first metal layer 64 and
25 the second metal layer 68 are less of a concern because the two layers 64 and 68 are separated by the thick second insulating layer 66. Thus, the structure 40 can be

fabricated with no side-by-side metal separation rule in the active cell areas.

There is also more bonding flexibility for the structure 40 during the die bonding process. Reference is now returned to Fig. 6. The structure 40 is shown as disposed in the chip carrier 42 which is part of an eight-pin dual-in-line package in this example. The carrier 42 has a cavity 82 with a cavity bottom which is lined with a drain metal lead DML. During chip packaging, the drain metal layer 80 (Fig. 9) is directly soldered onto the drain metal lead DML, for example. The drain metal lead DML is electrically tied to the drain terminal pins D affixed externally on the carrier 42. The cavity 82 has a ledge portion 84 onto which the gate metal lead GML and the source metal leads SML are attached. Bond wires 86 are bonded between the leads GML and SML and the relevant metal layers of the structure 40. For example, the source metal lead SML is bonded to the second metal layer 68 through the bond wires 86. Similarly, the gate metal lead GML is bonded to a gate metal layer 69 through the bond wire 86. As can be seen in Fig. 6, there is more flexibility in placing the wires 86 on the second conductive layer 68 because it is continuous and thus provides a larger bondable area. That is, there is no need to restrict the bonding to a confined area, such as the area 30 for the structure 2 as shown in Fig. 2.

To further achieve a lower power-on resistance R_{ON} , the second conductive layer 68 can be plated with a highly conductive metal layer 90. Fig. 10 shows such an

arrangement in which a highly conductive metal such as copper (Cu) is electroplated onto the relatively thinly deposited second conductive layer 68 which is made of aluminum (Al). Aluminum has a better adhesiveness with
5 silicon and silicon dioxide and thus the second conductive layer 68 which is made of aluminum is interposed between the plated layer 90 and the substrate 46.

If the plated layer 90 is made of material which has a lesser affinity with aluminum, a primer layer 92 can be
10 sandwiched between the plated layer 90 and the second conductive layer 68 as shown in Fig. 11. For instance, the plated layer 90 and the primer layer can be made respectively of nickel (Ni) and tin (Sn), in which tin is "wetable" to both nickel and aluminum in the eutectic
15 states.

Figs. 12-14 show a second embodiment of the invention generally signified by the reference numeral 94. Fig. 12 is a top plan view of the structure 94. Figs. 13 and 14 are cross-sectional views taken along the lines 13-13 and 14-14,
20 respectively, of Fig. 12. The structural arrangement of this embodiment is substantially the same as the previous embodiment with the exception that there are two types of cells, namely, the low-resistance cells 44 and the low-capacitance cells 93 formed in the substrate 46. The low-
25 resistance cells 44 are more or less similar to the cells 44 as described in the previous embodiment and is therefore not repeated in here. However, to facilitate description, the trenches 50A and 50B are now called low-resistance trenches which are wider than the corresponding trenches 96A and 96B

of the low-capacitance cells 93. Furthermore, the low-resistance trenches 50A and 50B are disposed in contact with the first conductive layer 64 as described previously. The characteristics of the low-capacitance cells 93 are herein
 5 described.

Each low-capacitance cell 93 includes a low-capacitance trench 96A or 96B which is narrower in width than the corresponding low-resistance trench 50A or 50B in each low-resistance cell 44. Thus the interior surface area, the
 10 area encompassing the conductive material 56, of each low-capacitance trench 96A or 96B is substantially reduced, resulting in lower parasitic capacitance associated with each trench 96A or 96B. Because of the narrower trench width, it may be difficult to form a contact opening, such
 15 as the first opening 66 above each low-resistance trench 50A or 50B, as shown in Fig. 3. Thus, the contact opening associated with the first metal layer above the low-capacitance trenches 96A and 96B are dispensed with. As a result, each low-capacitance cell 93 may carry a higher gate
 20 resistance R_g . However, the smaller trench interior surface area renders each trench 96A or 96B with much lower gate-to-drain C_{gd} capacitance.

To optimize the RC time constant of the structure 94 in high-frequency operations, the structure 94 can be laid out
 25 with certain number of rows of low-capacitance cells 93 interleaved with another certain number of rows of low-resistance cells 44 in the substrate 46, as shown in Figs. 12-14. Likewise, a certain number of columns of low-capacitance cells 93 can be interleaved with another number

of columns of low-resistance cells 44 in the substrate 46, as shown in Figs. 12-14. As a further alternative, a combination of the above arrangements can also be formed in the substrate 46.

5 As with the previous embodiment, to further reduce the power-on resistance R_{ON} , the second conductive layer 68 can be plated with another highly conductive layer, in the similar manner as the layer 90 plated onto the layer 68 shown in Figs. 10 and 11. For clarity and conciseness in
10 description, the plating of the second conductive layer 68 is not further repeated in here.

Finally, other changes are possible within the scope of the invention. The embodiments as described include rectangular or square cells 44 and 93. The cells can well
15 assume other configurations or shapes such as triangular, hexagonal, or octagonal, to name just a few. By way of illustration, the cells can be elongated in shape. Fig. 15 shows such an arrangement in which the cells 98 are fabricated in the form of strips with corresponding
20 elongated first and second openings 100 and 102. In addition, the gate metal ring layer 69 can be dispensed with, with only the gate metal pad 79 (Fig. 6) exposed for bonding. That is, the gate metal pad 79 can be directly electrically tied to the first metal layer 64, instead of
25 passing through the gate metal ring layer 68 as intermediary. This arrangement can completely eliminate the need to monitor the side-by-side metal separation in the actual cell area. Furthermore, in the first embodiment, there is a plurality of first contact openings 62. The

purpose is to secure a firm contact surface on the
conductive material 56. The areas above the conductive
material 56 which the trenches 50A and 50B intersect may
include concave dimples which may provide inferior contacts.
5 As such, the contact openings 62 are preferably formed
beyond the dimples. However, in sufficiently narrow
trenches, such concave dimples may not exist. Should that
be the case, the first contact openings 62 can be one
continuous opening, instead of segmented as shown in Fig. 7.
10 The device fabricated in accordance with the invention need
not be a power MOSFET as described. It can well be slightly
modified and used for other types of device, such as a
dynamic random access memory (DRAM) cell, an insulated gate
bipolar transistor (IGBT), or a charge-coupled-device (CCD),
15 to name just a few. It will be understood by those skilled
in the art that these and other changes in form and detail
may be made therein without departing from the scope and
spirit of the invention.

CLAIMS

What is claimed is:

1. A semiconductor structure comprising:
a substrate having a major surface;
at least one trench formed in said substrate extending
from said major surface, said trench includes inner surfaces
5 filled with conductive material which is electrically
separated from said substrate by insulating material;
a first insulating layer disposed on said major surface
above said trench, said first insulating layer having a
first contact opening;
10 a first conductive layer disposed above said first
insulating layer and in contact with said conductive
material in said trench through said first contact opening;
a second insulating layer disposed above said first
conductive layer, said second insulating layer having a
15 second contact opening; and
a second conductive layer disposed above said second
insulating layer and in contact with said substrate through
said second contact opening.
2. The semiconductor structure as set forth in claim
1 further including a source layer disposed in said
substrate extending from said major surface.
3. The semiconductor structure as set forth in claim
2 wherein said structure is a MOSFET structure having a
source, a drain and a gate, said source includes said source

layer, said drain includes said substrate, and said gate
5 includes said trench.

4. The semiconductor structure as set forth in claim
1 wherein said second conductive layer comprises a
substantially rectangular shape disposed on said major
surface of said substrate, wherein said rectangular shape of
5 said second conductive layer having no elongated voids
extended therein.

5. The semiconductor structure as set forth in claim
1 wherein said first insulating layer comprises silicon
dioxide and said second insulating layer comprises
borophosphorous silicon glass.

6. The semiconductor structure as set forth in claim
1 wherein said first and second insulating layers are made
of material selected from a group consisting of silicon
dioxide, borophosphorous silicon glass, and phosphorous
5 silicon glass.

7. The semiconductor structure as set forth in claim
1 wherein said conductive material inside said trench
comprises polycrystalline silicon.

8. The semiconductor structure as set forth in claim
1 wherein said first and second conductive layers comprise
metal.

9. The semiconductor structure as set forth in claim
8 wherein said metal comprises aluminum.

10. The semiconductor structure as set forth in claim 1 wherein said first and second conductive layers are made of material selected from a group consisting of copper, aluminum, aluminum silicide, and alloy of aluminum, silicon and copper.

11. The semiconductor structure as set forth in claim 1 wherein said second conductive layer is plated with a metal layer.

12. The semiconductor structure as set forth in claim 11 wherein said metal layer comprises copper.

13. The semiconductor structure as set forth in claim 1 wherein said trench is a low-resistance trench, said semiconductor structure includes a plurality of said low-resistance trenches, said semiconductor structure further comprising a plurality of low-capacitance trenches disposed in said substrate, each of said low-capacitance trenches being disposed without said first conductive layer disposed thereabove and having a trench width substantially narrower than the corresponding trench width of said low-resistance trench, said low-resistance trenches and said low-capacitance trenches being disposed interleaving with each other in said substrate.

14. The semiconductor structure as set forth in claim 1 wherein said trench is elongated in shape.

15. A semiconductor structure comprising:
a substrate having a major surface;

a plurality of trenches formed in said substrate extending from said major surface, some of said trenches
5 being orientated in a first direction and others of said trenches being orientated in a second direction, each of said trenches being filled with conductive material which is electrically separated from said substrate by insulating material;

10 an insulating layer disposed on said major surface above said trenches, said insulating layer having a plurality of contact openings positioned above said trenches along said first and second directions; and

a conductive layer disposed above said insulating layer
15 and in contact with said conductive material in said trenches through said contact openings.

16. The semiconductor structure as set forth in claim 15 wherein said conductive layer includes criss-crossing segments disposed above said major surface of said substrate, some of said segments being orientated in said
5 first direction and others of said segments being orientated in said second direction, each of said segments being disposed in substantial alignment with one of said trenches.

17. The semiconductor structure as set forth in claim 16 further including a source layer disposed in said substrate extending from said major surface.

18. The semiconductor structure as set forth in claim 17 wherein said structure is a MOSFET structure having a source, drain and a gate, said source includes said source layer, said drain includes said substrate, and said gate

5 includes said trenches.

19. The semiconductor structure as set forth in claim 15 wherein said conductive material inside said trench comprises polycrystalline silicon.

20. The semiconductor structure as set forth in claim 15 wherein said trenches are low-resistance trenches, said semiconductor structure further comprising a plurality of low-capacitance trenches disposed in said substrate, each of
5 said low-capacitance trenches being disposed without said conductive layer disposed thereabove and having a trench width substantially narrower than the corresponding trench width of each of said low-resistance trenches, said low-resistance trenches and said low-capacitance trenches being
10 disposed interleaving with each other in said substrate.

21. The semiconductor structure as set forth in claim 15 wherein said insulating layer is a first insulating layer, said contact openings are first contact openings and said conductive layer is a first conductive layer, said
5 structure further comprising:

a second insulating layer disposed above said first conductive layer, said second insulating layer having a plurality of second contact openings; and

a second conductive layer disposed above said second
10 insulating layer and in contact with said substrate through said second contact openings.

22. The semiconductor structure as set forth in claim 21 wherein said second conductive layer is plated with a

metal layer.

23. The semiconductor structure as set forth in claim 22 wherein said metal layer comprises copper.

24. The semiconductor structure as set forth in claim 21 wherein said second conductive layer being substantially rectangular in shape disposed on said major surface of said substrate, wherein said rectangular shape of said second
5 conductive layer having no elongated voids extended therein.

25. The semiconductor structure as set forth in claim 24 wherein said first and second insulating layers are made of material selected from a group consisting of silicon dioxide, borophosphorous silicon glass, and phosphorous
5 silicon glass.

26. The semiconductor structure as set forth in claim 21 wherein said first and second conductive layers are made of material selected from a group consisting of copper, aluminum, aluminum silicide, and alloy of aluminum, silicon
5 and copper.

27. A semiconductor structure comprising:
a substrate having a major surface;
a plurality of trenches formed in said substrate
extending from said major surface, some of said trenches
5 being orientated in a first direction and others of said
trenches being orientated in a second direction, each of
said trenches being filled with conductive material which is
electrically separated from said substrate by insulating

material;

10 a first insulating layer disposed on said major surface
above said trenches, said first insulating layer having a
plurality of first contact openings above said trenches
along said first and second directions;

15 a first conductive layer having criss-crossing segments
disposed above said major surface of said substrate, some of
said segments being orientated in said first direction and
others of said segments being orientated in said second
direction, each of said segments being disposed in
substantial alignment and in contact with one of said
20 trenches through one of said first openings;

 a second insulating layer disposed above said first
conductive layer, said second insulating layer having a
plurality of second contact openings; and

25 a second conductive layer disposed above said second
insulating layer and in contact with said substrate through
said second contact openings.

28. The semiconductor structure as set forth in claim
27 further including a source layer disposed in said
substrate extending from said major surface, wherein said
structure is a MOSFET structure having a source, a drain and
5 a gate, said source includes said source layer, said drain
includes said substrate, and said gate includes said
trenches.

29. The semiconductor structure as set forth in claim
28 wherein said first insulating layer comprises silicon
dioxide, said second insulating layer comprises
borophosphorous silicon glass, said conductive material

5 inside said trench comprises polycrystalline silicon, and
said first and second conductive layers comprise metal.

30. The semiconductor structure as set forth in claim
29 wherein said second conductive layer being substantially
rectangular in shape disposed on said major surface of said
substrate, wherein said rectangular shape of said second
5 conductive layer having no elongated voids extended therein,
thereby allowing bonding wires to be substantially
unrestrictively attached onto said second conductive layer.

31. The semiconductor structure as set forth in claim
30 wherein said second conductive layer is plated with
copper.

32. The semiconductor structure as set forth in claim
31 wherein said trenches are low-resistance trenches, said
semiconductor structure further comprising a plurality of
low-capacitance trenches disposed in said substrate, each of
5 said low-capacitance trenches being disposed without said
first conductive layer disposed thereabove and having a
trench width substantially narrower than the corresponding
trench width of each of said low-resistance trenches, said
low-resistance trenches and said low-capacitance trenches
10 being disposed interposing with each other in said
substrate.

ABSTRACT

A trench MOSFET (Metal Oxide Semiconductor Field Effect Transistor) structure includes criss-crossing trenches formed in a semiconductor substrate. The trenches include
5 inner surfaces filled with conductive material which is electrically separated from the substrate by insulating material. The conductive material is in contact with an overlying first metal layer through a plurality of first contact openings formed in a first insulating layer which is
10 sandwiched between the first metal layer and the trenches. The conductive material in the trenches and the first metal layer constitute the gate of the MOSFET structure. There is also a second metal layer in contact with a source layer formed in the substrate through a plurality of second
15 contact openings formed in a second insulating layer which is sandwiched between the first metal layer and the second metal layer. The second metal layer and the source layer constitute the source of the MOSFET structure. As arranged, the gate and source of the MOSFET structure are connected
20 through separate metal layers on the semiconductive substrate. As a consequence, each metal layer maintains a higher conductivity and thus faster frequency response. The semiconductor structure formed in accordance with the invention can also assume a higher packing density with
25 lower power-on resistance.




FIG. 1 (PRIOR ART)




FIG. 2 (PRIOR ART)

2025 RELEASE UNDER E.O. 14176




FIG. 4 (PRIOR ART)




FIG. 5 (PRIOR ART)




FIG. 6





FIG. 8





[illegible][illegible]

FIG. 12





FIG. 13




FIG. 14




FIG. 15

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant or Patentee: Fwu-Iuan Hshieh
Title: Gate Contacting Scheme of a Trench MOSFET Structure

Small Entity Declaration - Small Business Concern

I hereby declare that I am

- () the owner of the small business concern identified below:
(x) an official of the small business concern empowered to act on behalf of the concern identified below:

NAME OF SMALL BUSINESS CONCERN: MagePOWER Semiconductor Corp.
ADDRESS OF SMALL BUSINESS CONCERN: 2150 Commerce Drive,
San Jose, CA 95131-1804

I hereby declare that the above identified small business concern qualifies as small business concern as defined in 13 CFR 121.12, and reproduced in 37 CFR 1.9(d), for purposes of paying reduced fees to the United States Patent and Trademark Office, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of the statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time, part-time or temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when either, directly or indirectly, one concern controls or has the power to control the other, or a third party or parties controls or has the power to control both.

I hereby declare that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention described in the specification filed herewith with title as listed above. If the rights held by the above identified small business concern are not exclusive, each individual, concern or organization having rights in the invention must file separate verified statements averring to their status as small entities, and no rights to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 CFR 1.91(c) if that person made the invention, or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d), or a nonprofit organization under 37 CFR 1.9(e)

Each person, concern or organization having any rights in the invention listed below:


- [x] no such person, concern or organization exists.
[] each such person, concern or organization is listed below.

Separate verified statements are required from each named person, concern or organization having rights to the invention averring to their status as small entities. (37 CFR 1.27)

I acknowledge the duty to file, in the application or patent, notification of any change in the status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is not longer appropriate. (37 CFR 1.28(b))

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

NAME OF PERSON SIGNING Fwu-Iuan Hshieh
TITLE OF PERSON IF OTHER THAN OWNER President
ADDRESS OF PERSON SIGNING _____

SIGNATURE  DATE 8/20/78

DECLARATION FOR UTILITY OR DESIGN PATENT APPLICATION

As a below-named inventor, I hereby declare that my residence, post office address, and citizenship are as stated below next to my name and that I believe that I am the original, first, and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention, the specification of which is attached hereto and which has the following title:

"Gate Contacting Scheme of a Trench MOSFET Structure"

I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration. I acknowledge a duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Title 18, United States Code, Section 1001, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor: Fwu-Iuan Hshieh

Residence: 20768 Sevilla Lane, Saratoga, CA 97070

Post Office Address: same as above

Telephone: _____

Citizenship: U.S.A.

Inventor's Signature:  Date: 8/20/98

Full name of second joint inventor: _____

Residence: _____

Post Office Address: _____

Telephone: _____

Citizenship: _____

Inventor's Signature: _____ Date: _____

POWER OF ATTORNEY

MagePOWER Semiconductor Corp., owner(s) of the application for United States Letters Patent, titled Gate Contacting Scheme of a Trench MOSFET Structure
by inventor(s) Fwu-Iuan Hshieh

☒ executed on even date herewith or
☐ having Serial Number _____, filed _____

does hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected herewith.

Kam T. Tam, Registration Number 35,756
_____, Registration Number _____

Send Correspondence to: Kam T. Tam
Patent Agent
3077 Pavan Drive
San Jose, CA 95148

Direct Telephone Calls to: Kam T. Tam
(408) 238-9816

I, the undersigned, declare that I am the (an) owner of the above-identified application or, if the owner is a corporation, partnership or other association, I am authorized to make this appointment on behalf of the owner and I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signature(s)

Full Name of Individual Owner: Fwu-Iuan Hshieh
Post Office Address: 2150 Commerce Drive
San Jose, CA 95131-1804

Date: 8/20/98

Signature of Owner: 

Full Name of Individual Owner: _____
Post Office Address: _____

Date: _____

Signature of Owner: _____